· Daily Matrices
· DAC Pavilion Panels
· Business Day@DAC
· Search the Program

· Keynotes
· Papers
· Panels
· Special Sessions
· Monday Tutorial
· Friday Tutorials

· Intro to EDA
· Interoperability
· UML for SoC Design
· Women's Workshop

· Structured ASICs
· Power Minimization





WEDNESDAY, June 9, 2004, 8:30 AM - 10:00 AM | Room: 6A
TOPIC AREA:  PHYSICAL CIRCUIT DESIGN

   SESSION 16
  Special Session: The Future of Timing Closure
  Chair: Charles J. Alpert - IBM Corp., Austin, TX
  Organizers: Charles J. Alpert

  Timing closure is far from solved, and approaches are diverging. Leading-edge methodologies cope with variability, leakage, and wiring predictability, while new "platform tools" aim for chip-level optimization, and academic research offers the promise of "single-pass" closure at long last.

    16.1   Timing Closure for Low-FO4 Microprocessor Design
  Speaker(s): David S. Kung - IBM Corp., Yorktown Heights, NY
  Author(s): Daivd S. Kung - IBM Corp., Yorktown Heights, NY
    16.2Forest vs. Trees: Where's the Slack?
  Speaker(s): Paul Rodman - ReShape, Inc., Mountain View, CA
  Author(s): Paul Rodman - ReShape, Inc., Mountain View, CA
    16.3Efficient Timing Closure Without Timing Driven Placement and Routing
  Speaker(s): Carl Sechen - Univ. of Washington, Seattle, WA
  Author(s): Miodrag Vujkovic - Univ. of Washington, Seattle, WA
David Wadkins - Univ. of Washington, Seattle, WA
William Swartz - InternetCAD.com, Inc., Dallas, TX
Carl Sechen - Univ. of Washington, Seattle, WA